Abstract-A method of testing for parametric faults in analog circuits based on a polynomial representation of fault-free function of the circuit is presented. The response of the circuit under test (CUT) is estimated as a polynomial in the root mean square (RMS) magnitude of the applied input voltage at a relevant frequency or DC. The test then classifies the CUT as fault-free or faulty based upon a comparison of the estimated polynomial coefficients with those of the fault-free circuit. The test application needs very little augmentation of the circuit to make it testable as only output parameters are used for classification. The method is validated on an active elliptic filter and is shown to uncover parametric faults causing deviations as small as 5% from nominal values. Fault diagnosis based upon sensitivity of polynomial coefficients at relevant frequencies is discussed. Another type of circuit signatures in the form of probability moments of the output when test input is random noise are also proposed. It is shown that the sensitivity of either signature can be enhanced by a newly proposed nonlinear Vtransform. Finally, an adaptive test framework leveraging from these signatures and the transform technique is shown to improve defect level and yield loss.
I. INTRODUCTION
Testing of linear circuits is well studied and several methods can be found in the literature [9] , [15] - [17] . Guo and Savir [9] describe a scheme that is representative of coefficient based test schemes for analog circuits. The circuit under test (CUT) is subjected to frequency rich input signals and the output voltage alone is observed. With these input-output pairs one can estimate transfer function coefficients of the CUT under the assumption that it is a linear time-invariant (LTI) system. Next they compare these transfer function coefficient estimates with the ideal circuit transfer function coefficients, which are known a priori. The CUT is classified faulty if any of the estimated coefficients is outside a tolerance range. For example, the circuit shown in Figure 1 is a second order low pass filter and has a transfer function:
( ) = 1 ( 1 2 1 2 ) 2 + ( 1 1 + ( 1 + 2 ) 2 ) + 1
(1) Clearly, the coefficients of the transfer function, 0 = 1, 1 = ( 1 1 + ( 1 + 2 ) 2 ) , 2 = 1 2 1 2 , are functions of circuit parameters 1 , 2 , 1 , 2 . Assuming single parametric faults, they find the minimum drift in any of the circuit component values that will cause the coefficients 1 or 2 ( 0 here is a constant) to drift outside a tolerance range. However, this method [9] necessarily needs the CUT to be linear, as a frequency domain transfer function is possible only for an LTI system. Several methods have been proposed for parametric fault testing of non-linear circuits [1] , [2] , [4] - [8] , [13] , [20] . To address the issue of parametric deviation, we would typically need more observables to have an idea about the parametric drift in circuit parameters. This would mean an increase in the complexity of the sensing circuit. However, we would also want minimal augmentation to tap any of the internal circuit nodes or currents. To overcome these seemingly contrasting requirements the method intended should have some way of "seeing through" the circuit with only the outputs and inputs at its disposal. References [9] , [17] give such strategies for linear circuits as described earlier.
To extend this idea to general non-linear circuits we adopt a strategy where we express the function of the circuit as a polynomial using a Taylor series expansion [12] This method is very general as any analog circuit can be tested using this model. The technique applies equally well to linear circuits, which are a subclass of the general nonlinear circuits considered in this paper (originally appearing in [30] , [31] ). The accuracy, resolution and observability of faults uncovered depends on the degree of the polynomial expansion used in practice. Ignoring the higher order terms in (2), we can expand up to some th power of , which gives us the approximation in (3) . In order to increase the available observables to better track down parametric faults Paper PTF1 978-1-4799-0859-2/13/$31.00 c ⃝2013 IEEE
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we can expand at multiple frequencies. Thus, we will have × ( + 1) observables where is the number of tones (frequencies) including DC at which is expanded and is the degree of expansion [10] :
where 0 , 1 , 2 , . . . , are all real functions of circuit parameters ∀ .
The special case of DC test that detects a subset of faults, was given in a recent paper [30] . Further, we assume that normal parameter variations (normal drift) in a good circuit are within a fraction of their nominal value, where << 1. That is, every parameter is allowed to vary within the hypercube
where , is the nominal value of parameter . Whenever one or more coefficient values slip outside this hypercube we get a different set of coefficients reflecting a detectable fault. Therefore, equation (4) describes the hypercube for all parameters that correspond to either good machine values or undetectable parametric faults [4] , [9] , [20] :
This paper is organized as follows. Section II analyzes the coefficients of the polynomial expansion of the function ( ) and determines the detectable fault sizes of parameters. In Section III, we illustrate the testing problem being solved and discuss the proposed solution with an example. In Section IV, we generalize the solution to an arbitrarily large circuit. Section V presents the simulation results for some standard circuits. Section VI outlines the method of fault diagnosis using the proposed method. Sections VII and VIII introduce another type of signature, namely, probability moments and sensitivity enhancement of signatures by V-transform, respectively, that are described in detail elsewhere [22] , [27] . An adaptive framework that leverages on the proposed circuit signatures is discussed in IX. We conclude in Section X.
The material presented in the paper is based on the doctoral dissertation [21] of the first author, written under the guidance of the second author. This manuscript is an entry to the final round of the TTTC E. J. McCluskey Doctoral Thesis Contest at 2013 International Test Conference.
II. PRELIMINARIES
The coefficients ∀ 0 ≤ ≤ are, in general, non-linear functions of circuit parameters ∀ . The rationale behind using these coefficients as metrics in classifying CUT as faulty or fault-free is based on the dependence of the coefficients on circuit parameters.
A. Analysis of Polynomial Coefficients
We discuss several significant results, proofs of which can be found elsewhere [21] . 
are all stationary points of ( ) and
Using Theorem 3, we can express every polynomial coefficient as a monotonic function of circuit parameters and thus we can use every coefficient to track the drifts in circuit parameters. 
B. Definitions

of a parameter is defined as some fractional deviation of the circuit parameter from its nominal value with all the other parameters being held at their nominal values that is close to its MSDF with an error, (infinitesimally small). That is,
Paper PTF1 INTERNATIONAL TEST CONFERENCENMSDF also has notions of upside and downside as in the case of MSDF. In equation (6) , can be perceived as a coefficient of uncertainty about the MSDF of a parameter. Let be the set of all coefficient values spanned by the parameters while varying within their normal drifts, i.e.,
Note that by Definitions 1 and 2, includes all possible values of coefficients that are not detectable. Any parametric fault inducing coefficient value outside this set will result in a detectable fault.
III. PROBLEM DESCRIPTION AND SKETCH OF SOLUTION
We shall first give an illustrative example of calculation of limits for polynomial coefficients for a simple circuit using MOS transistors. We shall follow that up with MSDF values for the circuit parameters. follows: 
To find the limiting values of the coefficient 0 we assume the parameters 1 and 2 deviate by fractions and from their nominal values, respectively. For maximizing 0 we have the objective function as given by (10), subject to constraints (11) through (15) . Note that here we have set out to find MSDF of 1 . Similar approach can be used to find the MSDF of 2 .
4.096 × 10
1.28 × 10
(1 + ) = 1.28 × 10
2.56 × 10
1.6 × 10
(1 + ) = 1.6 × 10 
The extreme values for and on solving the above set of equations are obtained as, = − and = − , giving us the MSDF value for 1 , as Table I gives the MSDF for 1 and R 2 based on the above calculation.
IV. GENERALIZATION
In general, the calculation as described above cannot be done for an arbitrarily large circuit. Such circuits are handled by obtaining a nominal numeric polynomial expansion of the fault-free circuit. This is done by sweeping the input voltage across all possible values and noting the corresponding output voltages using any of the standard circuit simulators like SPICE [19] . Now, the output voltage is plotted against the input voltage. A polynomial is fitted to this curve and the Start Sweep the input across its range and note corresponding output voltage levels
Subject CUT to further tests coefficients of this polynomial are taken to be the nominal coefficients of the desired polynomial. The circuit is simulated for different drifts in the parameter values at equally spaced points from inside the hypercube enclosing each circuit parameter, spaced at a suitably chosen resolution (= ). Polynomial coefficients are obtained for each of these simulations. The maximum and the minimum values of a coefficient in this search are taken as the limiting values on that coefficient. This process of modeling the circuit as a polynomial expansion and obtaining limit values on coefficients is repeated at "key" frequencies of interest. For example, the cut-off frequency in case of a non-linear filter can be a good candidate for such characterization. Once the limit values on all coefficients have been determined the CUT is subjected to full range of input at DC and each of the "key" frequencies. Its response to input sweep is curve fitted to a polynomial of order same as the fault-free circuit. If there are any coefficients that lay outside the limit values of corresponding coefficients of the fault-free circuit, we can conclude the CUT is faulty. The converse is also true with a high probability that is inversely proportional to coefficient of uncertainty . Flow chart in Figure 3 summarizes the process of numerically finding the polynomial and finding the bounds on coefficients. Flow chart in Figure 4 outlines the procedure to test CUT using the described method.
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V. EXPERIMENTAL RESULTS
We subjected an elliptic filter shown in Figure 5 to polynomial coefficient based test [29] . The circuit parameter values are as in the benchmark circuit maintained by Stroud et al. [11] . We simulated the circuit at four different frequencies. Two of them were chosen close to its 3dB cut-off frequency ( ), which is 1000Hz. The estimated polynomial expansion obtained by curve fitting the I/O plots at DC and the frequencies =100Hz, 900Hz, 1000Hz, 1100Hz are given by equations (17) Table II . Further, the pass/fail detectability of several injected faults is tabulated in Table III 
VI. FAULT DIAGNOSIS Fault diagnosis using sensitivity of output to circuit parameters has been investigated in the literature [2] , [34] . We have extended that approach exploiting the sensitivity of polynomial coefficients to circuit parameters [33] . The advantage of the new approach is an improved fault diagnosis without circuit augmentation. Sensitivity of ℎ coefficient to ℎ parameter is represented by and is given by:
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A. Computation of Sensitivities
Numerical computation of sensitivities given by (22) is accomplished by introducing fractional drifts (= ) in each component ( , ∀ ); simulating the circuit and measuring the fractional drift in each coefficient of the polynomial resulting from curve fitting operation. This way the numerical sensitivities are computed and a dictionary is maintained for sensitivities. The complexity in computation of sensitivities is linear in the number of circuit parameters, i.e., ( ).
B. Diagnosing Parametric Faults
Restricting ourselves to single parametric faults, we find the descending order of sensitivities of coefficients (with respect to circuit parameter) that have exceeded their limiting values. The parameter with highest sensitivity is said to be at fault with a probability ( | ) (which can be interpreted as the confidence in diagnosing fault), given by (23):
where is the suspected drift in parameter , is the measured drift in coefficient, and (.) is an appropriately chosen function that normalizes its argument into a valid probability number (between 0 and 1) [18] .
C. Fault Deduction
At each frequency, the above process of diagnosis is repeated. This gives the set of fault sites above a certain Paper PTF1
INTERNATIONAL TEST CONFERENCE confidence level at each of these frequencies. The intersection of sets of fault sites at all the frequencies (and at DC) gives a fault site with much higher confidence level. That is, if the confidence of diagnosis of a fault site at one frequency is say , then the resulting confidence level after diagnosis at all the frequencies is as follows [18] :
where is the number of frequencies (including DC) at which the circuit is diagnosed.
Single parametric faults of the elliptic filter in Figure 5 were diagnosable with confidence levels up to 60% at each frequency. The resulting confidence level after fault deduction from the four frequencies at which it was diagnosed is about 98.9%. The diagnosis results are given in Table IV for several injected single parametric faults. Another observation worthy of mention here is that the cardinality of set of fault sites detected at frequencies close to cut-off frequency is greater than that at frequencies closer to DC. This can be attributed to higher sensitivity of coefficients to circuit parameters at these frequencies. As a result, fault coverage is better by observing coefficient drifts at frequencies close to . However these frequencies tend to be unfavorable for diagnosis as more than one parameter is likely to have displaced the coefficients out of their respective hypercubes. We can overcome this by looking at the set of fault sites obtained at frequencies much lower than (100Hz used here).
VII. PROBABILITY MOMENTS AS A CIRCUIT SIGNATURE
The function of a circuit under test (CUT) is represented as a transformation on the probability density function of its input excitation, which is a continuous random variable (RV) with Gaussian probability distribution in [22] , [25] . Probability moments of the output, now a transformed RV, are used as metrics for testing catastrophic and parametric faults in circuit components. The proposed use of probability moments as test metrics with white noise excitation as input addresses three important problems of analog circuit test, namely, 1) it reduces complexity of input signal design, 2) increases resolution of fault detection, and 3) reduces production test cost as it has no area overhead and marginally reduces test time. We also propose diagnosis of catastrophic faults in the circuit elements based on the unique relationship between specific moments of the output and circuit elements. We present a theoretical analysis, test and diagnosis procedures and SPICE simulation results for the proposed scheme applied to a benchmark elliptic filter and a low noise amplifier. We are able to detect all catastrophic faults and single faults in components that deviate from their nominal value by just over 10%. We diagnose all catastrophic faults in the example circuits considered.
VIII. V-TRANSFORM AS A CIRCUIT SIGNATURE
Parametric fault testing of non-linear analog circuits based on a new mathematical transform called V-transform is introduced in [24] , [32] . V-transform acts on the polynomial expansion of the circuit's input-output voltage transfer function. It primarily serves to: 1) make the polynomial coefficients monotonic, 2) reduce masking of parametric faults Paper PTF1
INTERNATIONAL TEST CONFERENCE 7 due to process variation, and 3) increase the sensitivity of polynomial coefficients to the circuit parameter variation, thus enhancing diagnostic resolution. There in it is shown that the sensitivity of V-transform coefficients (VTC) with respect to circuit parameter variation is up to 3 to 5 times greater than the sensitivity of polynomial coefficients. Fault diagnosis of parametric faults under process variation using VTC is also presented. We also propose a scheme to distinguish between circuit specifications failures due to process variation versus manufacturing defects which manifest as parametric faults in [23] . A complete description of the V-transform and its application on example circuits such as elliptic filter and low noise amplifier is presented in [24] , [27] . Our work in [26] , [28] computes a bound on the achievable defect level and fault coverage in coefficient based parametric fault test schemes such as the above.
IX. ADAPTIVE TEST WITH SIGNATURES
Signatures proposed in this thesis can be used in a closed loop framework such that the correlation of signatures to circuit specifications is further boosted up. Authors in [36] propose an adaptive test methodology for analog circuits in the alternate/signature test framework. Our preliminary studies on this approach have shown the feasibility of this approach with in conjunction with the signatures such as polynomial coefficients and V-transform coefficients proposed in the previous chapters.
A. Overview
Block diagram in Figure 11 shows the high-level conceptual framework of the adaptive test methodology using circuit signatures. The circuit under test (CUT) is applied with a carefully crafted stimulus, whose output is then post-processed to generate the signatures such as polynomial coefficients or V-transform coefficients (proposed in previous chapters). The signatures are then used to compute correlation with the actual specification based on actual specification measurement of a small sampling of CUT at run-time. Based on the prevailing correlation, the input stimulus is tuned to achieve optimally sensitive signatures that has the highest degree of correlation to the circuit specification.
B. Preliminary Experiments
To our knowledge, a run-time, closed-loop tuning of the input stimulus to increase the correlation of the circuit signature to circuit specification for analog circuits has not been attempted before. Our initial experiments on a sample of 400 low noise amplifier [25] , [27] , [29] circuits show promising Paper PTF1
INTERNATIONAL TEST CONFERENCE 8 results on the possibility of using such closed-loop tuning on circuit stimulus to achieve high correlation with specification, which results in lower defect level and yield loss. We compare Figures 12 and 13 . Figure 13 shows the improved correlation between the signature, in this case, Vtransform of supply current ( ), as opposed to just and the specification IIP3 as shown in Figure 12 . The penalty paid in this process is the extra test-time required to process the signatures and compute the required adjustments to the input stimulus at run-time (for example at production). However, it turns out that even minor adjustments in the input stimulus parameters can give rich dividends in the amount of correlation achieved through such closed-loop tuning. Furthermore, the computation time required for computing the change in stimulus along with the time required to initiate the change in the input stimulus amounts to about 10% increase in the total test-time when compared to test-flows that do not use such closed form tuning. Table V shows a comparison of three techniques, namely: testing for the specification "as is," using V-transform coefficients in open-loop, and using V-transform coefficients in closed-loop. Actual specification testing serves as the baseline case (or ideal scenario) for defect level (DL) and yield loss (YL). Notice that signatures taken in open-loop result in a DL and YL of 8% and 12% respectively. Having a closed-loop tuning of the stimulus improves DL and YL to 0.8% and 1.8% with a 5% time-penalty over the openloop case. But both these techniques give close to a 100x improvement in test-time over the baseline case (of measuring actual specification). More experiments are needed to study how this procedure would scale when the number of CUT are large and any other inadequacies of this approach.
X. CONCLUSION
A new approach for testing non-linear circuits based on polynomial expansion of the circuit function has been pro- posed. Polynomial coefficients of the circuit function expanded at critical frequencies are capable of detecting and diagnosing circuit component faults as small as 5% for the example circuits considered. Circuit test signatures for increasing the component sensitivity to specification, namely V-transform; and simplifying input signal design effort, namely, probability moments are briefly discussed. Also, an adaptive framework for using these signatures and the consequent improvement in defect level and yield loss is demonstrated. In proposing new signatures (polynomial coefficients and probability moments) and the sensitivity enhancement technique (V-transform) this research, on one hand, enhances the tool set of alternate test and, on the other hand, provides a bridge between the alternate [35] - [37] and model-based test [2] methods. In our future research, we plan to extend this bridge by combining specification-based tests [3] , [14] and signatures together in the adaptive test framework proposed here for overall test cost minimization with given (acceptable) defect level and yield loss.
